- US12561393utility2026Pipelined Matrix Multiplication at a Graphics Processing Unit0 cites
- US12561890utility2026Technique for Generating a Bounding Volume Hierarchy0 cites
- US12563200utility2026Systems and Methods for Video Encoding Rate Control0 cites
- US12562722utility2026Methods of Balancing Clock Skew in Stacked Semiconductor Devices0 cites
- US12554310utility2026Power Reduction in an Array of Data Processing Engines0 cites
- US12554497utility2026Fused Comparison Add Instructions0 cites
- US12554663utility2026Host Controller and Bus-attached Peripheral Device Power Consumption Reduction0 cites
- US12554664utility2026Systems and Methods Relating to a Multi-level Traffic Distribution Scheme0 cites
- US12555299utility2026Scalable Graphics Processing Using Dynamic Shader Engine Allocation0 cites
- US12557653utility2026Package Assembly with Thermal Interface Material Gutter0 cites
- US12544664utility2026Multi-client Context Sharing for Video Streaming0 cites
- US12546585utility2026Depth Map Construction by Camera Phase Detection and Lens Calibration0 cites
- US12547366utility2026Supporting Multiple Audio Endpoints with a Single Integrated Inter-chip Sound Controller0 cites
- US12547224utility2026Load Frame with Load Balanced Clamp and Electronic Device Having the Same0 cites
- US12541478utility2026Apparatus and Methods for Configuring Base Address Registers0 cites
- US12541813utility2026Dynamic Kernel Memory Space Allocation0 cites
- US12541234utility2026Cooling Device Aware Processor0 cites
- US12536050utility2026Cache Resizing Based on Processor Workload0 cites
- US12536088utility2026Adaptive Heterogeneous Application Profiling0 cites
- US12536246utility2026Decomposing Matrices for Processing at a Processor-in-memory0 cites