- US12001370utility2024Multi-node Memory Address Space for Pcie Devices0 cites
- US12001237utility2024Pattern-based Cache Block Compression0 cites
- US12001265utility2024Device and Method for Reducing Save-restore Latency Using Address Linearization0 cites
- US12001334utility2024Uniform Cache System for Fast Data Access0 cites
- US12002128utility2024Content Feedback Based on Region of View0 cites
- US11996166utility2024Adaptable Allocation of SRAM Based on Power0 cites
- US11995008utility2024Memory Controller with Hybrid Dram/persistent Memory Channel Arbitration0 cites
- US11995149utility2024Sparse Matrix-vector Multiplication0 cites
- US11996848utility2024Compensation for Clock Frequency Modulation0 cites
- US11989144utility2024Centralized Interrupt Handling for Chiplet Processing Units0 cites
- US11989050utility2024Multi-chiplet Clock Delay Compensation0 cites
- US11989591utility2024Dynamically Configurable Overprovisioned Microprocessor0 cites
- US11983624utility2024Auto Generation and Tuning Tool for Convolution Kernels0 cites
- US11983560utility2024Method for Matrix Data Broadcast in Parallel Processing0 cites
- US11984175utility2024Automatic Mirrored ROM0 cites
- US11977933utility2024Gang Scheduling with an Onboard Graphics Processing Unit and User-based Queues0 cites
- US11977757utility2024Real Time Profile Switching for Memory Overclocking0 cites
- US11977782utility2024Approach for Enabling Concurrent Execution of Host Memory Commands and Near-memory Processing Commands0 cites
- US11977890utility2024Stateful Microcode Branching0 cites
- US11978234utility2024Method and Apparatus of Data Compression0 cites