- US12079919utility2024Bounding Volume Hierarchy Having Oriented Bounding Boxes with Quantized Rotations0 cites
- US12080032utility2024Real Time On-chip Texture Decompression Using Shader Processors0 cites
- US12080362utility2024Method and Apparatus for Providing Wear Leveling0 cites
- US12072803utility2024Systems and Methods for Tracking Data Cache Miss Requests with Data Cache Tags0 cites
- US12072952utility2024Data Compressor for Approximation of Matrices for Matrix Multiply Operations0 cites
- US12073114utility2024Stacked Command Queue0 cites
- US12072756utility2024Scalable Machine Check Architecture0 cites
- US12072754utility2024Method and Apparatus for Managing a Controller in a Power Down State0 cites
- US12073251utility2024Offloading Computations from a Processor to Remote Execution Logic0 cites
- US12072378utility2024Debug State Machine Triggered Extended Performance Monitor Counter0 cites
- US12073919utility2024Dual Read Port Latch Array Bitcell0 cites
- US12066944utility2024Zero Value Memory Compression0 cites
- US12068687utility2024Method to Reduce Overshoot in a Voltage Regulating Power Supply0 cites
- US12068215utility2024Method and Apparatus for Providing Thermal Wear Leveling0 cites
- US12067649utility2024Per-pixel Variable Rate Shading Controls Using Stencil Data0 cites
- US12067642utility2024Memory Latency-aware GPU Architecture0 cites
- US12067640utility2024Dynamically Reconfigurable Register File0 cites
- US12067557utility2024Cost Management in Distributed Computing Teams0 cites
- US12067401utility2024Stream Processor with Low Power Parallel Matrix Multiply Pipeline0 cites
- US12067237utility2024Flexible Memory System0 cites