- US12117935utility2024Technique to Enable Simultaneous Use of On-die SRAM as Cache and Memory0 cites
- US12118247utility2024Performance of Bank Refresh0 cites
- US12117945utility2024Memory Controller with Pseudo-channel Support0 cites
- US12117939utility2024Stochastic Optimization of Surface Cacheability in Parallel Processing Units0 cites
- US12117933utility2024Techniques for Supporting Large Frame Buffer Apertures with Better System Compatibility0 cites
- US12118354utility2024Virtually Padding Data Structures0 cites
- US12112270utility2024Deliberate Conditional Poison Training for Generative Models0 cites
- US12111719utility2024Remote Scalable Machine Check Architecture0 cites
- US12111716utility2024Device and Method for Efficient Transitioning to and from Reduced Power State0 cites
- US12111767utility2024Method and Apparatus for a Page-local Delta-based Prefetcher0 cites
- US12113946utility2024Buffer Management for Plug-in Architectures in Computation Graph Structures0 cites
- US12113712utility2024Dynamic Network-on-chip Throttling0 cites
- US12105952utility2024Global Addressing for Switch Fabric0 cites
- US12107075utility2024Hybrid Bonded Interconnect Bridging0 cites
- US12106418utility2024Sampling for Partially Resident Textures0 cites
- US12105957utility2024Accelerating Relaxed Remote Atomics on Multiple Writer Operations0 cites
- US12105139utility2024Secure Testing Mode0 cites
- US12105646utility2024Adaptive Out of Order Arbitration for Numerous Virtual Queues0 cites
- US12099091utility2024Cost-saving Scheme for Scan Testing of 3D Stack Die0 cites
- US12101135utility2024Noise Mitigation in Single-ended Links0 cites