- US12158827utility2024Full Dynamic Post-package Repair0 cites
- US12160238utility2024Low Power Single Phase Logic Gate Latch for Clock-gating0 cites
- US12159341utility2024Common Circuitry for Triangle Intersection and Instance Transformation for Ray Tracing0 cites
- US12158956utility2024Boot Firmware Corruption Detection and Mitigation0 cites
- US12158845utility2024Region Based Split-directory Scheme to Adapt to Large Cache Sizes0 cites
- US12154656utility2024Error Pin Training with Graphics DDR Memory0 cites
- US12154657utility2024Channel and Sub-channel Throttling for Memory Controllers0 cites
- US12154839utility2024Graphene-coated Heat Spreader for Integrated Circuit Device Assemblies0 cites
- US12154224utility2024Fine Grained Replay Control in Binning Hardware0 cites
- US12153957utility2024Hierarchical Work Scheduling0 cites
- US12153930utility2024Forward Tensor and Activation Scaling for Lower Precision Neural Networks0 cites
- US12153927utility2024Merged Branch Target Buffer Entries0 cites
- US12153926utility2024Processor-guided Execution of Offloaded Instructions Using Fixed Function Operations0 cites
- US12153922utility2024PIM Search Stop Control0 cites
- US12153524utility2024Apparatus, System, and Method for Throttling Prefetchers to Prevent Training on Irregular Memory Accesses0 cites
- US12153487utility2024Customizable Soc State Reporting0 cites
- US12147366utility2024Droop Mitigation for an Inter-chiplet Interface0 cites
- US12147338utility2024Leveraging Processing in Memory Registers as Victim Buffers0 cites
- US12141915utility2024Load Instruction for Multi Sample Anti-aliasing0 cites
- US12141066utility2024Probe Filter Directory Management0 cites