- US12218003utility2025Selective ILD Deposition for Fully Aligned via with Airgap0 cites
- US12183634utility2024Selective Recessing to Form a Fully Aligned Via0 cites
- US12166110utility2024Nanosheet Channel-to-source and Drain Isolation0 cites
- US12154971utility2024Forming Nanosheet Transistor Using Sacrificial Spacer and Inner Spacers0 cites
- US12136573utility2024Fabrication of a Vertical Fin Field Effect Transistor with Reduced Dimensional Variations0 cites
- US12119393utility2024Punch Through Stopper in Bulk Finfet Device0 cites
- US11955424utility2024Semiconductor Device Including a Porous Dielectric Layer, and Method of Forming the Semiconductor Device0 cites
- US11901438utility2024Nanosheet Transistor0 cites
- US11894462utility2024Forming a Sacrificial Liner for Dual Channel Devices0 cites
- USRE049794reissue2024SRAM Design to Facilitate Single Fin Cut in Double Sidewall Image Transfer Process0 cites
- US11784095utility2023Fabrication of a Vertical Fin Field Effect Transistor with Reduced Dimensional Variations0 cites
← PreviousPage 2 of 2