- US12532594utility2026Monolithic Segmented LED Array Architecture with Islanded Epitaxial Growth0 cites
- US12477738utility20253D Nand-high Aspect Ratio Strings and Channels0 cites
- US12401010utility20253D Processor Having Stacked Integrated Circuit Die0 cites
- US12362182utility2025Direct-bonded Native Interconnects and Active Base Die0 cites
- US12293993utility20253D Chip Sharing Data Bus0 cites
- US12278215utility2025Integrated Voltage Regulator and Passive Components0 cites
- US12272730utility2025Transistor Level Interconnection Methodologies Utilizing 3D Interconnects0 cites
- US12248869utility2025Three Dimensional Circuit Implementing Machine Trained Network0 cites
- US12218059utility2025Stacked IC Structure with Orthogonal Interconnect Layers0 cites
- US12142528utility20243D Chip with Shared Clock Distribution Network0 cites
- US12074092utility2024Hard IP Blocks with Physically Bidirectional Passageways0 cites
- US12035529utility20243D Nand—high Aspect Ratio Strings and Channels0 cites
- US11914148utility2024Stacked Optical Waveguides0 cites
- US11916076utility2024Device Disaggregation for Improved Performance0 cites
- US11894345utility2024Integrated Voltage Regulator and Passive Components0 cites
- US11881454utility2024Stacked IC Structure with Orthogonal Interconnect Layers0 cites
- US11862604utility2024Systems and Methods for Releveled Bump Planes for Chiplets0 cites
- US11790219utility2023Three Dimensional Circuit Implementing Machine Trained Network0 cites
- US11688776utility2023Transistor Level Interconnection Methodologies Utilizing 3D Interconnects0 cites
- US11557516utility20233D Chip with Shared Clock Distribution Network0 cites