- US12567863utility2026Fused Memory and Arithmetic Circuit0 cites
- US12506696utility2025Sliced Router for Network on a Chip0 cites
- US12468506utility2025Multiple Mode Arithmetic Circuit0 cites
- US12332683utility2025Synchronous Reset Deassertion Circuit0 cites
- US12248764utility2025Adder Circuit Using Lookup Tables0 cites
- US12224953utility2025Wide Elastic Buffer0 cites
- US12197734utility2025Conflict-free Parallel Radix Sorting Device, System and Method0 cites
- US12185462utility2024Capacitive Compensation for Vertical Interconnect Accesses0 cites
- US12174782utility2024Processing of Ethernet Packets at a Programmable Integrated Circuit0 cites
- US12141088utility2024Cascade Communications Between FPGA Tiles0 cites
- US12093623utility2024Relocatable FPGA Modules0 cites
- US12034446utility2024Fused Memory and Arithmetic Circuit0 cites
- US12014150utility2024Multiple Mode Arithmetic Circuit0 cites
- US11960857utility2024Adder Circuit Using Lookup Tables0 cites
- US11853669utility2023Relocatable FPGA Modules0 cites
- US11734216utility2023Cascade Communications Between FPGA Tiles0 cites
- US11714607utility2023Adder Circuit Using Lookup Tables0 cites
- US11689478utility2023Wide Elastic Buffer0 cites
- US11681324utility2023Synchronous Reset Deassertion Circuit0 cites
- US11650792utility2023Multiple Mode Arithmetic Circuit0 cites
Page 1 of 2Next →