Claims (1)
The ornamental design for a double stack electronics mount as shown and described.
Full Description
Show full text →
FIG. 1 is a front perspective view of a double stack electronics mount showing our new design; FIG. 2 is a front elevational view thereof; FIG. 3 is a rear elevational view thereof; FIG. 4 is a left side elevational view thereof; FIG. 5 is a right side elevational view thereof; FIG. 6 is a top plan view thereof; FIG. 7 is a bottom plan view thereof; FIG. 8 is a perspective view of the double stack electronics mount in an alternate position in accordance with our new design; FIG. 9 is another perspective view of the double stack electronics mount in an alternate position in accordance with our new design; FIG. 10 is a perspective view of the double stack electronics mount in another alternate position in accordance with our new design; and, FIG. 11 is another perspective view of the double stack electronics mount in another alternate position in accordance with out new design. Jagged broken lines on the double stack electronics mount depict a symbolic break in length and form no part of the claimed design. The broken lines illustrate positions of the double stack electronics mount that form no part of the claimed design.
Citations
This patent cites (12)
- US6522748
- US8602277
- USD824750
- USD851196
- USD873648
- USD928220
- USD969793
- USD1055183
- USD1061503
- US2016/0356415
- US2020/0353369
- US3020180000933